The LHC has planned a series of upgrades culminating in the High Luminosity 6 LHC which will have an average luminosity 5-7 times larger than the nominal Run 2 value. The 7 ATLAS Tile Calorimeter will undergo an upgrade to accommodate the HL-LHC parameters. 8 The TileCal readout electronics will be redesigned, introducing a new readout strategy. A 9 Demonstrator program has been developed to evaluate the new proposed readout architecture 10 and prototypes of all the components. In the Demonstrator, the detector data received in 11 the Tile PreProcessors (PPr) are stored in pipeline buffers and upon the reception of an 12 external trigger signal the data events are processed, packed and readout in parallel through 13 the legacy ROD system, the new Front-End Link eXchange system and an ethernet connection 14 for monitoring purposes. This contribution describes in detail the data processing and the 15 hardware, firmware and software components of the TileCal Demonstrator readout system. 16
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• The FATALIC is an ASIC that uses IBM 130 nm technology to implement a low impedance 62 current conveyor followed by a current integrator with three different gains [5] . The signals 63 from the integrator are digitized at 40 MSPS with 12-bit ADCs included into the ASIC.
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The digitized data are collected in a Mainboard that transfers the data to the common angles were acquired. Preliminary results showed a high efficiency of the data acquisition system.
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The operation of the Demonstrator and analysis of the data has been used to gain experience 175 and detect weak points in our system. The tests with beam will continue to qualify the final 176 designs which will be followed by the production and installation of the new system during the
